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A new, analytic large-signal model
for N-channel SiGe Modulation Doped Field Ef-
fect Transistors (MODFETs) is presented. The
model is based on a non-linear equivalent circuit
and can be employed to fit the characteristics in
the sub-threshold, linear and saturation operating
region from DC to high frequencies. In addition
to the non-linear  current source, gate/drain-
and gate/source capacitance elements, it contains a
dispersion model to account for the observed low-
frequency dispersion effects in the devices.
This contribution focuses on the reliable pre-
diction of large-signal characteristics such as gain
compression and third order intercept points by ex-
tending the covered gate-source and drain-source
voltage regimes of the model. Device characterisa-
tion has been carried out up to 50GHz and allows
for the extension of the model’s valid frequency
range well beyond the device’s measured transit
frequency of around 40GHz.
I. INTRODUCTION
SiGe HEMT (High Electron Mobility Transistor)
technology has been proven to attain high speed per-
formance similar to the well-known HEMT based on
GaAs, but with the merits of low cost processing and
compatibility to other Si-based technologies. In or-
der to make this promising technology available for
the design and realisation of high-speed circuits, an ef-
ficient non-linear simulation model is required which
accurately predicts device behaviour. The described
model, developed in conjunction with SiGe HFETs
(Hetero-Field Effect Transistor), provides efficient, an-
alytic large-signal expressions needed in circuit de-
sign. It does not contain any partially defined expres-
sions which makes it robust with respect to simulations
requiring higher order derivatives, e.g. intermodula-
tion evaluations.
II. DC MODEL
The equivalent circuit including the de-embedding
network is shown in Figure 1.
DC characteristics can be well described using the
COBRA FET model [1], developed at University Col-
lege Dublin, which proves to be well suited for mod-
elling of SiGe field effect transistors from the sub-
threshold to saturation regions. The transistor used for
model development is a ﬁﬀﬃﬂ depletion mode SiGe
n-channel MODFET fabricated at the DaimlerChrysler
Research Center in Ulm, Germany [2] [3]. The de-
vice has a threshold voltage of -1.4V and reaches its
maximum transconductance of around  
ﬁﬂ"!$# ﬂ%ﬂ at
&('
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. Equations 1 - 4 show the COBRA /
expression, with Greek characters indicating fitting pa-
rameters obtained through numerical parameter opti-
misation.
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Figure 1: HFET model topology incl. de-embedding network
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DC modelling of previous work usually included
gate voltages of -1.5V to 0V and drain voltages from
0V to 1.5V. This covered all transistor operating re-
gions to show the suitability of the COBRA model
equations. However, for large-signal simulations with
power levels at the device input of above 0dBm, the
voltage regime covered by the model has to be ex-
tended. In this work, the COBRA / expression has
been used to model the / characteristics in regions
of positive gate and high drain voltages. Figure 2
shows the comparison of measured and modelled out-
put characteristics of a  ﬀﬃﬂ gate length, /ﬁ. ﬀﬃﬂ
gate width SiGe MODFET using the COBRA func-
tion. Drain current output characteristics of the de-
vice are obtained through swept measurements. In
view of low-frequency (LF) dispersive effects men-
tioned below, these IV characteristics therefore include
any thermal effects due to self-heating of the devices.
III. HF MODELLING
A. Model Extraction
After extracting the de-embedding parameters
based on a standard circuit topology and using an ex-
traction routine common for HFET structures [4], the
non-linear gate capacitance and low-frequency disper-
sion model is developed. The voltage dependance of
the gate-source and gate-drain capacitors is directly
modelled through the extracted capacitance data from
multi-bias S-parameters, i.e. no gate charge expres-
sion is developed.   shows relatively weak volt-
age dependance and is included as a linear element.
The current correction source  and conductance


R account for the altering of output conductance
and transconductance due to frequency dispersive ef-
fects observed in the MHz regime and attributed to
the presence of charge traps in the HEMT channel re-
gion. The resulting large-signal model can be verified
in a comparison to DC-, bias-dependent S-parameter
as well as large-signal measurements. The modelling
and parameter extraction process will be described into
more detail in another publication [5]. With the in-
clusion of LF dispersion, the model becomes accurate
from DC up to the GHz regime. New S-parameter
measurements for this contribution, carried out in a
system setup which allows calibration and device char-
acterisation up to 50GHz, confirm the model’s valid
frequency range well beyond the device’s transit fre-
quency. Measured transit frequency and maximum
frequency of oscillation of the embedded device are
found to be 35GHz and 58GHz, respectively. A com-
parison of measured and simulated S-parameters at a
transistor bias point in saturation is shown in Figure
3. The phase error in !
 
is mainly due to missing
non-quasi static resistors
 '
 and  '  in the present
large-signal model implementation.
B. Large-signal Verification
Large-signal verification is carried out using gain
compression measurements of the fundamental fre-
quency at 2.4GHz as well as power at the    and  
harmonic frequencies under various bias conditions
taking into account the signal losses in the cable sec-
tions surrounding the device under test. Input power
at the device input level can be varied from -14dBm to
6dBm. In its first stage of development, the model’s
large-signal prediction of gain compression and third
order intercept points was found to be more restrictive
than necessary in comparison to the measured charac-
teristics of the devices. This is caused by the input
signal peak voltages at high power levels reaching val-
ues close to the Schottky gate built-in voltage, a region
where the devices were not characterised and model
parameters not extracted. Also, drain-source voltage
peaks exceed the valid operating region. For instance,
when limiting the parameter extraction process of the
non-linear  current source to gate-source voltages
below the effect of transconductance tail-off, i.e. the
area of reduced rate of transconductance roll-off with
increasing gate voltages, the model predicts too much
gain compression for gate signal peaks reaching high
voltage levels. In addition to that, the non-linear dis-
persion model elements   ,


R as well as gate ca-
pacitance 
'
 and  '  need to be adapted to larger
voltage regimes. Extension of the model validity in
regions of positive
&'
 and high &  allows improved
prediction of large-signal behaviour (Figure 4).
IV. CONCLUSION
A new large-signal model for N-channel SiGe
HEMT transistors which includes voltage dependance
of gate capacitance and LF dispersion effects has been
presented. Analytic, empirical expressions are used
to describe the non-linear elements of the equiva-
lent circuit. Enlarging the voltage regime covered
by the model equations makes a more reliable large-
signal prediction possible. As a result, a model of
the SiGe MODFET can now be developed for applica-
tions where large-signal behaviour is a critical design
aspect.
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Figure 2: Comparison of measured (swept) and mod-
elled common-source DC characteristics of a
( / ﬀﬃﬂ
gate length, /ﬁ. ﬀﬃﬂ gate width n-channel SiGe MOD-
FET using the COBRA 

expression.
Figure 3: Scattering parameter model verification for
frequencies up to 50GHz using the complete large-
signal model of a   gate width transistor in sat-
uration mode. Bias conditions: 
	  , 

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Figure 4: Large-signal model verification using gain
compression measurements at 2.4GHz and   and ﬀﬁ 
harmonics. Bias conditions:
ﬂ	ﬃ  
,

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!
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
 . Lines are simulated, symbols are measured re-
sults.
